Testing mixed signal SOCs
نویسنده
چکیده
There are certainly dozens of issues that will make the testing of mixed signal systems-on-a-chip (SOCs) difficult and costly. Many of these issues are the same ones that have been with the testing community for years. But there are a few testing issues that are either unique to mixed signal SOCs or at least are extremely exaggerated in these highly integrated designs. The problems fall into three basic categories: test development time, performance, and production cost.
منابع مشابه
Wafer-Level Defect Screening for "Big-D/Small-A" Mixed-Signal SoCs
Product cost is a key driver in the consumer electronics market, which is characterized by low profit margins and the use of a variety of “big-D/small-A” mixed-signal system-on-chip (SoC) designs. Packaging cost has recently emerged as a major contributor to the product cost for such SoCs. Wafer-level testing can be used to screen defective dies, thereby reducing packaging cost. We propose a ne...
متن کاملCOUPLED WITH ADVANCES IN TESTER ARCHITECTURES, DFCCT (DESIGN-FOR-CONCURRENT-CORE TEST) PROMISES TO KEEP TEST COSTS FROM OUTSTRIPPING THE MANUFAC- TURING COSTS OF COMPLEX SOCs
As device complexity grows and fabrication costs continue to fall, test is emerging as the largest expense in complex SOC (system-onchip) IC manufacturing. At the same time, ICs continue to exponentially increase in complexity, driving up test times. Many SOC devices incorporate multiple technologies, such as high-speed logic, DRAM, flash memory, and analog circuits. Testing these circuit types...
متن کاملDesign of Ring Oscillator Using Cs-cmos for Mixed Signal Socs
This paper reports design of a ring oscillator using CS-COMS low noise logic family for mixed signal SOCs. Design has been implemented using 180nm technology with 1.8V supply voltage using CSCMOS logic. CS-CMOS logic efficiently reduce switching noise while maintaining the speed as compare to the other logics like CSL, CBL etc. After completion of the design authors have simulated the design in...
متن کاملMDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs
Unacceptable loss of signal integrity may cause permanent or intermittent harm to the functionality and performance of SoCs. In this paper, we present an abstract model and a new test pattern generation method of signal integrity problems on interconnects. This approach is achieved by considering the effects for testing inputs and parasitic RLC elements of interconnects. We also develop a frame...
متن کاملTesting in the Fourth Dimension
Digital testing in the last three decades has taught us the value of design for testability (DFT). Disciplines such as scan and built-in self-test (BIST) have emerged as standard practices because they allow logic testing of arbitrarily large systems. This has been one of the greatest achievements in testing thus far. These past decades have also produced significant advances in semiconductor t...
متن کامل